


Electronic-Photonic switch matrix



Photonic Integrated Circuit (PIC)




Submicron Silicon core waveguide

LETI MPW OFFER AND CONCLUSION
Leti Innovation Days 2018 workshop

Christophe KOPP | 02/07/2018

SILICON PHOTONICS : TECHNOLOGY OVERVIEW



Silicon On Insulator (SOI) substrate : $\varnothing 8''$ or $\varnothing 12''$




Cleanroom facilities (Leti)

Silicon Photonic Process Flow

- Silicon Implantation**
 - Modulator junction formation & activation
- Silicon Patterning**
 - Define all the photonic devices
 - Several silicon thicknesses and waveguide architectures
- Germanium Epitaxy**
 - Photodetector patterning
 - Germanium selective epitaxy
- Germanium Implantation**
 - Photodetector contact formation
- Silicidation**
 - Si Modulator contact silicidation
- BEOL**
 - Metal interconnection
 - Metal heater definition for wave length tuning



CMOS-based process with photonic dedicated optimizations

CMOS standard process




Schematic cross section of a silicon photonic circuit (Leti)



SILICON PHOTONICS : TYPICAL DEVICES




High speed modulator





Fibre coupler




High speed photodetector



Highly confined waveguides



Wavelength multiplexer



Tunable filter

R&D foundries

- AIM Photonics (US)
- IHP (Germany)
- IME (Singapore)
 - 220nm SOI platform
- IMEC (Belgium)
 - 220nm SOI platform
- LETI (France)
 - 300nm SOI platform
- PETRA (Japan)
- VTT (Finland)
 - 3 μ m and 12 μ m SOI platform



Industrial foundries

- Global Foundries (US)
- INTEL (US)
- Luxtera (Freescale, US)
- Samsung (Korea)
- ST-Microelectronics (France)



R&D MPW offers

- CMC (Canada)
- CMP (France)
- Europractice/Epixfab (EU)
- MOSIS (US)



imec-ePIXfab SiPhotonics: iSiPP50G




Figure 1: Schematic Cross section of the SiPhotonics full platform technology

Module	Specification
Substrate	220nm SOI
SOI patterning	3 etch depth levels Minimum line and space: 150nm
Poly-Si	Deposition and patterning
Doping	4-level N and P
Germanium	Photodiodes, electro-absorption modulators
Contacts	W contact plugs on silicide
M1, VIA and M2	Standard CMOS metallization
Bondpads	Standard AlCu bondpads
BEOL openings	Edge couplers

SOI 220nm/2µm (BOX)

- Substrate: SOI with 220nm Si, 2µm buried oxide
- **WG module** (WaveGuide): 220nm full Si etch for strip waveguides, photonic crystals, etc.
- **FC module** (FiberCoupler): 70nm partial Si etch for fiber couplers, rib waveguides, etc.
- **SK module** (Socket): 150nm partial Si etch
- **Poly-Si module**: extra etch-level for efficient fiber couplers
- 4 P and N-type doping levels for **electro-optic modulator** design and heaters for thermo-optic modulation
- **Ge photodiodes** as detectors
- High speed **Ge electro-absorption** modulators
- 2 levels of metal **interconnect**
- **Edge coupler**



Silicon Photonics Multi Project Wafer (MPW)

MPW Fab Runs Planned in 2017

- SUNY Poly 300mm fab line
- 3 MPW offerings
 - Full-Active- 2 planned in 2017
 - Passive Only- 2 planned in 2017
 - Interposer- 1 planned in 2017

Reservations to be a rider can be started at




- <http://www.aimphotonics.com/pdk-mpw-sign-up/>
- Generates quote with terms
- 20% down to hold slot; balance invoiced at design submission

MOSIS is the MPW Aggregator

- DRC clean designs are submitted to MOSIS
- MOSIS also distributes the PDK

MPW Pricing

FULL	PASSIVE	INTERPOSER
• 50mm ² chips	• 50mm ² chips	• 156mm ²
• \$100K AIM members	• \$30K AIM members	• \$93.6K AIM members
• \$120K non-members	• \$36K non-members	• \$112.3K non-members
• 8mm ² chips		
• \$25K AIM members		
• \$30K non-members		



❑ SOI 220nm/2μm (BOX)



IME MPW OFFER



Institute of
Microelectronics

SILICON PHOTONICS MULTIPLE-PROJECTS WAFER

Types of Service:

- Shared Prototyping Runs: Participants will share the cost of the prototyping efforts and have the option of using either IME's or their own design, on the proviso that it is within technical specifications.


Schedule: **January, May and September** each year.

To participate in the next shared prototyping run, please contact us for details.

- Customised Prototyping Runs: This service is intended for user whose requirements are beyond the timeline and technical specifications of the Shared Prototyping Runs. For Customised Prototyping, please contact us for more information and to arrange a discussion.

MULTIPLE-PROJECTS WAFER (MPW) SERVICES

Flow:



IME Multiple-Projects Wafer (MPW) is a one-stop solution for low cost prototyping and low volume production. Designs from multiple customers are combined into one mask set and wafer lot. This allows costs to be shared across a number of program participants and provides a cost-effective method for prototype and proof-of-concept silicon.

Contact person:

Dr. Patrick Lo Guo Qiang
Institute of Microelectronics, Singapore
logq@ime.a-star.edu.sg
Phone: +65-67705705

SOI 220nm/2µm (BOX)

1


Si310-PH: Passif and heaters: friendly packageable



[www.europractice-ic.com / SiPhotonics_technology_LETI_passives_w_heater.php](http://www.europractice-ic.com/SiPhotonics_technology_LETI_passives_w_heater.php)

Key features

- Passive structures (3 mask layers DUV 193nm)
- CD min 120nm
- 300nm /150nm -> see cross section 1
- 150nm /0 -> see cross section 1
- Optional Slab 65nm (Deep Rib)
- Ti/ TiN Heater layer
- W vias
- 1 Metallization for routing
- Final passivation with pad opening



Si310-PH technology

SOI 300nm/800nm (BOX)

2


Si310-PHMP2M: Full platform: friendly packageable



<http://cmp.imag.fr/>

Key features

- Passive structures (3 mask layers DUV 193nm)
 - CD min 120nm
 - 300nm /150nm -> see cross section 1
 - 150nm /0 -> see cross section 1
 - Optional Slab 65nm (Deep Rib)
- Ti/ TiN Heater layer
- Germanium PD's fabrication
 - n and p implant level
- MZ and RR Modulators
 - 4 level implants
- Silicidation
- W vias
- 2 Metallization BEOL for routing
- Final passivation with pad opening
- Friendly Packageable
- Compatible for UBM fabrication for electronic integration



Passives components	Heaters	Lateral Ge PIN diode	Carrier depletion PN MZ or RR Modulator
Coupler 1D IL < -2.5 dB loss Coupler 2D IL < -4.5 dB loss Monomode Rib waveguide : Losses: < 2.5dB/cm Multimode Rib Waveguide: Losses: < 0.3dB/cm	Thermal efficiency: 0,5 > TE > 0,2 nm/mW Sheet resistance: 5,5 ohm / Sq	Responsivity: > 0.75A/W Dark current: < 10nA @ -1V Bandwidth -3dB In 521 @ -1V: 30 GHz	Vpi.Lpi < 2,5 V.cm Prop Loss < 2 dB/mm Data Rate up to 25Gbps


Si310-PHMP2M technology

- High performance building blocks
- Compatible with 3D integration
- PDKs available via Cadence, Phoenix software, Mentor Graphics, and Pyxis
- Technology compatible design rules with 300 mm industrial foundry


Library of available components

- Cadence/Virtuoso and Mentor/Calibre + Eldo framework
- Phoenix software
- Pyxis/LUMERICAL


PDK Photonics Models, Schematic circuit simulation, Layout, Verification, Layout finishing



Schematic view



Layout view



Circuit simulation

"Multiple wavelength silicon photonic 200mm R&D platform for 25Gb/s and above applications", Szlag et al., Photonics Europe 2016
 "Verilog-A passive and active components modeling for silicon photonic circuits process design kit (PDK) assembly", Karakus et al., Photonics West 2016

TOWARDS HIGHER INTEGRATION LEVEL





Fig. 2. Architecture of IRIS TPA.

TOWARDS ON CHIP INTEGRATION

Discrete component
assembly


1990




Axsun

Micro-bench

2000






Hymite



Intexys / CEA

Integration and 3D
assembly with electronics

2010




CEA

Switch & Network
on chip


2020



Network on chip




Heterogeneous integration



Multilayer photonics

Leti Innovation Days July 4-5, 2018

*Thank you
for your
attention*



Leti, technology research institute
Commissariat à l'énergie atomique et aux énergies alternatives
Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France
www.leti.fr

