

**leti**  
cea tech



# III-V/SI LASER INTEGRATION: CHALLENGES AND RESULTS

B. Szlag CEA-Leti

- CEA-LETI's Silicon Photonic Overview
- III-V device on Si Photonic – Why & How
- III-V/Si laser integration – Leti's first results
- Toward CMOS compatible III-V/Si laser integration



Founded in 1967, based in France (Grenoble) / offices in USA and Japan

**1900**

People

**60**

Startups created





**2670**

Patents in portfolio

**€315**

Million budget

## Optics and Photonics Division



Created in 1978

300 researchers, engineers and PhD students



500 patents in portfolio  
91 new patents in 2017



60 M€ budget



90% from external revenue

## NEW in 2017 : PHOTONICS BUILDING




- 12600 square meters incl. offices, labs and clean rooms
- Dedicated clean rooms for III-V and II-VI materials (growth, epitaxy, process and packaging) on versatile substrate geometries up to 150 mm
- Electro-optical test and characterization facilities
- Design and simulation capabilities (process, growth, optics...)

## 8500m<sup>2</sup> CLEAN ROOMS for 200mm & 300mm wafers




One-to-One collaboration to create and transfer new technologies to our industrial partners



## DIFFERENTIATION

Developing hardware technologies to obtain smaller, cheaper and smarter photonic products for our industrial partners.







## DEVICE LIBRARY

### Passive devices O&C-band

- Waveguides
- Surface injection coupler 1D&2D
- WDM Mux/Dmux (100G-LR4)

### Active devices O&Cband


- Modulators
- Ge on Si photo detectors
- Heterogeneous III-V on Si lasers



## FABRICATION PLATFORM

### 200mm & 300mm wafers

- Amorphous Silicon, SiNx deposition
- Deep UV 193 nm litho
- Low sidewall roughness – Si and SiNx waveguides
- Ge epitaxial growth
- p-type and n-type ion implantation
- Direct bonding and processing of III-V materials on Si





### Multi Project Wafer for prototyping



## CIRCUITS & MODULES

### Circuit design & Packaging tools



- Hybridation of photonic and electronic Ics
- Optical fiber attachment



## TESTING

### Wafer level and module testing



- 4 fully-automated on-wafer probers
- Ambient temperature up to 90°C
- Bit Error Rate measurement NRZ/PAM4 up to 64 Gbaud
- Small signal analysis up to 67 GHz (O/E, E/O, E/E)



- CEA-LETI's Silicon Photonic Overview
- III-V device on Si Photonic – Why & How
- III-V/Si laser integration – Leti's first results
- Toward CMOS compatible III-V/Si laser integration









# RECALL OF SILICON PHOTONIC BASIS

- Silicon photonic aims at integrating in the silicon microelectronic CMOS technology circuits and modules initially based on other technologies (InP, InGaAs, LNbO3, SiO2, ...)
- Making photonic integrated circuits on Silicon using CMOS process technology in a CMOS fab.
- Merging photonics and CMOS.
- Expected benefits:
  - Higher integration level
  - Low cost, high volume facilities
  - Access to mature packaging and EDA tools
  - WDM and scaling to >1 Tb/s
  - Solving electrical interconnect limits in Data centers, Supercomputers and ICs with higher capacity, lower cost optical interconnects







## Silicon Photonic Links





- Growth of the III-V wafers (2", 3", 4")



- Processing of SOI wafers 8" or 12" (modulators, detectors, passive devices, etc.)



III-V bonding on processed SOI & InP substrate removal



- III-V material patterning,
- Metallization of lasers, modulators and detectors

CMOS fab compatible processes needed to avoid wafer downsizing and maximize the functional SOI wafer surface.

## Components


- Laser
- Electro-absorption modulator
- Semiconductor optical amplifier

## To use the advantage of each material properties:


- Optical gain is provided by the III-V (InP/InGaAsP –QWs or AlGaInAs)
- The high resolution laser cavity as well as the PIC is fabricated in a 200/300mm Silicon platform (CMOS planar technology)

## To localize III-V by die-to-wafer bonding

- Highly flexible approach (multiple laser- $\lambda$  in the O+C+L bands / PD / EAM)
- Equivalent to multiple localized epitaxies








*III-V wafer bonding*



*Die bonding*



- Hybrid III-V on silicon lasers design
  - Adiabatic coupling [1]



[1] X. Sun, H.-C. Liu, and A. Yariv, Opt. Lett., 34, 280-282 (2009).

- CEA-LETI's Silicon Photonic Overview
- III-V device on Si Photonic – Why & How
- III-V/Si laser integration – Leti's first results
- Toward CMOS compatible III-V/Si laser integration



## Hybrid DBR @ 1,55μm



- CW operation (>60°C)
- $I_{th}$ : 17-60mA (0.8-2.5 kA.cm<sup>-2</sup>)
  - for T: 10 to 60°C
- $R_s = 7.5 \Omega$
- Lasing turn-on voltage : 1.0 V
- $P_{Si-waveguide} > 14 \text{ mW}$  (20°C)
- $P_{fiber} > 4 \text{ mW}$  (20°C)
- SMSR > 40 dB

A.Descos *et al.*, ECOC 2013



## Hybrid DFB @ 1,31μm



- CW operation (>55°C)
- $I_{th}$ : 30-50mA
- $R_s = 15 \Omega$
- Lasing turn-on voltage : 1.2 V
- P-Si-waveguide > 20 mW (20°C)
- P-fiber > 3 mW (20°C)
- SMSR > 40 dB

H. Duprez *et al.*, Opt. Express 23(7), 8489 (2015)

## 25Gb/s laser + MZM transmitter




- Co-integration hybrid III-V/Silicon DBR laser + silicon Mach-Zehnder modulator.
- 25Gb/s transmission at 1.3μm up to 10km.


T. Ferrotti *et al.*, SSDM, (2016)

- CEA-LETI's Silicon Photonic Overview
- III-V device on Si Photonic – Why & How
- III-V/Si laser integration – Leti's first results
- Toward CMOS compatible III-V/Si laser integration

- 1. Process & Materials
  - └ Patterning
  - └ Contact on III-V
  - └ Multi level BEOL
  - └ III-V Die Bonding



- 2. Laser Topography
  - └ III-V stack thickness=4μm
  - └ vs.
  - └ PMD thickness=1μm



- 3. SOI Substrate
  - └ SOI for laser: 500nm
  - └ vs.
  - └ SOI platform: 310nm

4. Laser integration impact on other devices





## 1. Process & Materials

- Laser process steps cmos compatible process:
  - No noble metals
  - Conventional patterning steps (no lift-off)
- Planarized multi-metal level BEOL
- Collective die bonding


## 2. Laser Topography

- Thick PMD for laser front side integration (FSI)  
Or
- Laser back side integration (BSI)




## 3. SOI Substrate




- Localized Si thickening on 310nm SOI:  
Damascene process with Si-Amo (FSI or BSI)  
or selective Si-epi (FSI only)



## 4. Laser integration impact on other devices

- Additional thermal budget due to laser integration < 600°C






Localized silicon thickening – no changes in the photonic core process


# III-V WAFER/DIE BONDING ON SILICON




- III-V wafer/die bonding
- InP Substrate removal




2" III-V wafer bonding on SOI




Localized III-V die bonding on SOI




- + Efficient cleaning
- + Very high transfer rate >95%
- + Bonding Yield~100%
- + CAD2MASK Holder mask generation during PIC design
- Additional cost for holder fabrication



After die Bonding








After InP grinding









Acoustic characterization

- Transferred die:
- Transferred die without defects:
- Transferred die & bonded on more than 99% of their surface:
- Transferred die & bonded on more than 95% of their surface :




	P01	P02	P03	P04
Transferred die:	99 %	99%	99%	70%
Transferred die without defects:	75 %	73%	73%	52%
Transferred die & bonded on more than 99% of their surface:	87 %	84%	88%	62%
Transferred die & bonded on more than 95% of their surface :	91 %	85%	90%	64%







# III-V PATTERNING – MESA AREA DEFINITION








- Best choice:
  - On n-InP: Ni<sub>2</sub>P wo annealing
  - On p-InGaAs: Ni with 350°C annealing







- Only 1 metal layer for this design
- Ni-based N & P contacts




- I<sub>th</sub>: 55-65mA
- R<sub>s</sub>= 10 Ω
- Max P-Si-waveguide > 3 mW
- Max P-fiber ≈ 1 mW
- SMSR > 40 dB (best 50dB)

@room temperature


# MULTILEVEL PLANAR BEOL



$R_{serie} = [10W-14W]$



$R_{serie} = [4W-6.5W]$   
Mean 4.95 W






Problems:

1. III-V based device integration with not change on the baseline photonic platform (BEOL)
2. III-V based device integration compatible with a co-integration of SiN devices





Solution:

⇒ III-V post processing on the backside of the full silicon photonic platform





- Integration scheme compatible with any photonic platform
- No impact on the Silicon photonic platform
- Modular integration
- Si photonic platform and laser integration can be done in 2 different fabs
- Only way to have '3D photonic' (SiN or Si level on top of SOI) and laser on the same die
- EIC and Laser @ opposite sides of the PIC
- Demo: Passive + BSI DBR laser done with 100mm process (J. Durel et al, IEDM 2016)



- Hybrid III-V/Si laser integration on silicon photonic platform has been extensively demonstrated in CEA-LETI
- III-V die bonding is a key process module for large scale integration of III-V based device
- CMOS compatible process Hybrid III-V/Si laser integration on 200mm and 300mm SOI silicon photonic platform is currently developed
- Backside integration concept allows the convergence of Si, SiN and III-V based device on the same wafer/platform

- LETI's silicon photonic labs
  - LETI's silicon technology integration department
  - STMicroelectronics silicon photonic group
- 
- The French national program 'programme d'Investissements d'Avenir, IRT Nanoelec' ANR-10-AIRT-05





Thank you

Leti, technology research institute  
Commissariat à l'énergie atomique et aux énergies alternatives  
Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France  
[www.leti.fr](http://www.leti.fr)

