

**MANCHESTER**  
1824

The University of Manchester

# ***Wireline Communication in 2.5- and 3-D ICs***

**Przemyslaw Mroszczyk, Eleni Maragkoudaki & Vasilis Pavlidis**


**School of Computer Science**

**The University of Manchester**


**M13 9PL, Manchester, UK**

# Why Communication Matters?


Computation energy efficiency trend <sup>1)</sup>



Communication energy efficiency trend <sup>1)</sup>



Instruction Energy Breakdown <sup>2)</sup>



**~30% of energy for communication**


<sup>1)</sup> H. Tamura, "Looking to the Future: Projected Requirements for Wireline Communications Technology," IEEE Solid-State Circuits Magazine, Vol. 7, No 4, pp. 53 – 62, 2015.  
<sup>2)</sup> M. Horowitz, "Computing's energy problem (and what we can do about it)," IEEE International Solid-State Circuits Conference, pp. 10 – 14, Mar. 2014

# Communication in Ubiquitous Computing

The envisioned ubiquitous computing ecosystem<sup>1)</sup>



- 20 pJ/Operation
- ADD Op. of two 64-bit operands
- 30% energy for communication



- Total budget: 0.31 pJ/bit
- Communication: 0.1 pJ/bit

<sup>1)</sup>S. Borkar, "Role of Interconnects in the Future of Computing," IEEE Journal of Lightwave Technology, Vol. 31, No. 24, pp. 3927 – 3933, Dec. 2013.

# Why wireline on short distances?

## ▪ Wireless (RF)

- Antennas are large for on-chip use
- Energy efficiency: 55 pJ/bit<sup>1)</sup>

## ▪ Wireless (Optical)

- Requires laser
- Energy efficiency: 1.3 pJ/bit (15 pJ/bit including laser)<sup>2)</sup>
- Bandwidth density: 300 Gb/s/mm<sup>2</sup>
- Latency: ~100 ns

## ▪ Wireline


- Size limited by BEOL rules
- Latency per 1 mm length: ~7 ps (0.5 c in copper wires with SiO<sub>2</sub> dielectric)
- Throughput: 10<sup>16</sup> bit/s (1.25 PB/s, limited by skin effect and dielectric loss)<sup>3)</sup>
- Bandwidth density: 5 Tb/s/mm<sup>2</sup> (ExaNoDe)
- Latency: ~1 ns (ExaNoDe)

<sup>1)</sup> T. Tikka, et al., "A 40 GHz wireless link for chip-to-chip communication in 65 nm CMOS," Journal of Analog Integrated Circuits and Signal Processing, Springer, Vol. 83, No. 1, pp. 23-33, Apr. 2015.


<sup>2)</sup> C. Sun et al., "Single-chip microprocessor that communicates directly using light," Nature, vol. 528, no. 7583, pp. 534–538, 2015

<sup>3)</sup> D. A. B. Miller, H. M. Ozaktas, "Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture", Elsevier Journal of Parallel and Distributed Computing," Vol. 41. No. 1, pp. 42 – 52, Feb. 1997.

# Chip-to-Chip Communication Link in ExaNoDe




Cross section of the interconnect with single-ended low swing I/O interface




Physical view of the interposer with the projected location of the transceiver and the passive link

# Low Swing Signaling Scheme




# State-of-the-Art Low Swing Transmitters




*Threshold voltage based asymmetric buffer<sup>1)</sup>*

- ✓ Compact design
- ✗ Two voltage domains



*Threshold voltage based symmetric buffer<sup>1)</sup>*

- ✓ One voltage domain
- ✗ "Large" low swing




*Self-timed delay based buffer<sup>2)</sup>*

- ✓ One voltage domain
- ✓ Adjustable output swing
- ✗ Requires bus weak keepers
- ✗ Sensitive to parameter variability

<sup>1)</sup> J. C. Garcia Montesdeoca, "CMOS Driver-Receiver Pair for Low-Swing Signalling for Low-Energy On-Chip Interconnects," IEEE Transactions on VLSI Systems, Vol. 17, No. 2. Feb 2009

<sup>2)</sup> M. S. Lin, et al., "An extra low-power 1Tbit/s bandwidth PLL/DLL-less eDRAM PHY using 0.3V low-swing IO for 2.5D CoWoS application," IEEE Symposium on VLSI Technology, Jun. 2013

# State-of-the-Art Low Swing Receivers




“Traditional” level shifter<sup>1)</sup>

- ✓ Compact design
- ✗ “Limited” low swing (min  $V_{TH}$  of M2)


Comparator-based RX<sup>3)</sup>

- ✓ Differential operation
- ✓ High sensitivity and speed
- ✗ Requires clock and reference



Diode-gated sense amplifier shifter<sup>2)</sup>

- ✓ Compact design
- ✗ Requires precise clock alignment
- ✗ Sensitive to parameter variability






<sup>1)</sup> J. C. Garcia Montesdeoca, “CMOS Driver-Receiver Pair for Low-Swing Signalling for Low-Energy On-Chip Interconnects,” IEEE Transactions on VLSI Systems, Vol. 17, No. 2. Feb 2009

<sup>2)</sup> Y. Liu, et al., “A Compact Low Power 3D I/O in 45nm CMOS,” ISSCC 2012



<sup>3)</sup> K. J. Lee, et al., “Low-Swing Signaling on Monolithically Integrated Global Graphene Interconnects,” IEEE Transactions on Electron Devices, Vol. 57, No.12, Dec. 2010



# Proposed Low Swing Transmitter





# Variability Compensation in TX





# Transceiver Trimming









## Exascale Manchester Interconnect (EMI) v1.0:

- Energy: 44.5 fJ/bit, Speed: 2 Gb/s/wire (SDR), bandwidth: 256 Gb/s (128-wire link), 5 Tb/s/mm<sup>2</sup>
- Advanced body biasing scheme for parameter variability trimming
- Up to 3× less power consumption compared to a standard full swing solution (< 0.1 pJ/bit)
- Over 5× less switching noise compared to a standard full swing solution
- Latency: 2 clock cycles from TX to RX (0.41 ns for level conversion and signal propagation)

## 1-bit line @ 2 Gb/s (clock shielding) – EYE DIAGRAM




## 1-bit line @ 2 Gb/s (clock shielding) – SWITCHING NOISE






# Energy vs Speed





# Energy vs Area



# Summary

- **The challenge is to reduce energy below 0.1 pJ/bit across an SoC**
- **Wireline communication offers high efficiency, high speed, reliability and security**
- **Looking for improvements on the physical layer (ExaNoDe)**
  - Low swing signalling
  - Hardware trimming and training
- **Looking for improvements on the transport layer (EuroEXA)**
  - Reordering encoding
  - Error correction
  - Multi-level encoding