



# 3D sequential integration : review of opportunities and technology updates

P. Batude, L. Brunet, C. Fenouillet-Beranger, F. Andrieu, J-P. Colinge, D. Lattard, E. Vianello, S. Thuries, O. Billoint, P. Vivet, C. Santos, B. Mathieu, B. Sklenard, C.-M. V. Lu, J. Micout, F. Deprat, E. Avelar Mercado, F. Ponthenier, N. Rambal, M.-P. Samson, M. Cassé, S. Hentz, J. Arcamone, G. Sicard, L. Hutin, L. Pasini, A. Ayres, O. Rozeau, R. Berthelon, F. Nemouchi, P. Rodriguez, J-B. Pin, D. Larmagnac, A. Duboust, V. Ripoche, S. Barraud, N. Allout, S. Barnola, C. Vizioz, J.-M. Hartmann, S. Kerdiles, P. Acosta Alba, S. Beaurepaire, V. Beugin, F. Fournel, P. Besson, V. Loup, R. Gassilloud, F. Martin, X. Garros, F. Mazen, B. Previtali, C. Euvrard-Colnat, V. Balan, C. Comboroure, M. Zussy, Mazzocchi, O. Faynot and M. Vinet




# Outline

3D sequential characteristics


3D sequential opportunities

Process integration

# 3D sequential integration



# 3D sequential integration




Also named 3D monolithic  
3D VLSI



**THERMAL BUDGET  
CONSTRAINTS**


... CoolCube™

# 3D sequential integration





Lithography alignment  
e.g: 28nm node:  $3\sigma < 5\text{nm}$

# 3D sequential integration



**3D contact = W plug**  
**3D Contact scales with the device technology**  
**e.g: 28nm node: ~40nm**

# 3D sequential integration




Thin active layer (10 to 100nm)  
→ Small 3D via Aspect Ratio  
→ Small Parasitic C

# Sequential ≠ Packaging integration


## Packaging integration

(e.g.: TSV, copper to copper bonding..)

1/ Wafers processed separately




2/ Stacking and contacting



**Alignment made during bonding**  
 **$3\sigma$  min = 250nm**


## Sequential integration



**Alignment by lithography**  
 **$3\sigma$  = 5nm (28nm stepper)**



# 3D contact density



**2x10<sup>7</sup> via/mm<sup>2</sup> demonstrated [1]**

**Reachable 3D via pitch @ 14 nm node =80nm**

[1]: L. Brunet et al., VLSI 2016, [2] I. Sugaya et al., ASMC 2015, [3] J. De Vos, 3DIC 2016 [4] L. Peng et al., EPTC 2016 [5] D. Zhang et al. TSM 2015

# Outline

Computing applications


Alternative computing architecture

Sensor interface (More than Moore)

**Overall goal:**

**describe technology requirements for specific applications**

# Computing applications: Boosting the FET performance




3D sequential offers the N & PFET stacking opportunity



# N/P stack: the integration engineer's holy grail

If for each FET polarity, one were to pick the best possible:


- Channel material
- Gate stack
- Stressors
- Contact metallurgy
- Surface orientation
- Device Architecture



(2)  $\frac{p\text{-Si}(110)}{n\text{-Si}(100)}$



$\frac{n\text{-III-V}}{p\text{-Ge}}$




...then 3D sequential spares numerous **litho steps** and **process selectivity** challenges vs. co-planar

P. Batude *et al.*, IEDM 2009 (Leti)



T. Irisawa *et al.*, VLSI 2014 (AIST)

V. Deshpande *et al.*, IEDM 2015 (IBM)

# Interconnect delay suppression: the designers' holy grail




# Interconnection delay → logic blocks and gate scale



IC gain performance by wirelength reduction  
 CMOS/ CMOS stacking

## Gain in interconnection delay $\rightarrow$ CMOS/ CMOS stacking




- Depends on the **technology node**
- Depends on the **application**
- Requires **dedicated 3D P&R tools** <sup>[1,2]</sup>

# Full custom design: FPGA application

## Stacking of 14nm FDSOI

### CoolCube DKIT:

- Top BEOL (Cu & low-k) M1 to Mx
- 3D Contact (Pitch 80nm)
- Int. BEOL (W & SiO<sub>2</sub>) M1i to M3i




### Partitioning:

- Top level: Logic
- Bottom level: SRAM memory




# Full custom design: FPGA application




Stacking is more efficient than scaling the MOSFET


# The ultimate technology for back-bias



Asymmetric double gate  
Low parasitic with local BG



+16% frequency gain at the same static power



Up to +36% freq. for low-leakage cells (high- $V_T$ ) and low- $V_{DD}$

# Outline

Computing applications:

Motivation for 3D sequential  
technology implications

Alternative computing architectures

Sensor interface (More than Moore)

Overall goal:

describe technology requirements for specific applications

# Technology for computing application

☀ CMOS on top and bottom levels



☀ Si based technology

☀ Intermediate BEOL


☀ 100% performance for top and bottom MOS

A - Bottom tier: what maximum thermal budget to keep perf at 100%?

B- Top tier: How achieving LT Top FET with 100% perf?




# Bottom MOSFET stability



Bottom MOSFET thermal budget PW  
Will be summarized as «500°C 5h»

[1]: P. Batude et al., VLSI 2015


# Interconnection stability



ULK is stable up to 500°C 2h  
RC stability validated for Cu at 500°C 2h


[1] C. Fenouillet-Beranger et al., SSDM 2015,  
[2]: V. Lu et al., VLSI 2017

# Top tier: towards a 500°C HP CMOS integration





Rmk: \* For 14 nm FDSOI and ULK interconnections

# Low temperature junctions




**SPER  
activation**



Low-temp. 28nm FDSOI



L. Pasini et al., VLSI 2015



Low-temp. FinFET gate last & SAC

J. Micout et al., IEDM 2017

# Low temperature silicon epitaxy




**Selectivity and crystallinity validated at 500°C**  
**Obtained by cyclic and deposition etch**




# Low temperature process tool development helps

Ex: ALD Nitride Offset spacer replacement



400°C SiCO spacer has been integrated successfully  
Gain in delay thanks to low k value


# Illustration of the TB footprint reduction



Top FET thermal budget is well below the 500°C 5h limit


# Top channel quality

## Si Thin film transfer by SOI bonding




**SOI transfers above MOSFETs demonstrated in 300mm**  
**Low thermal budget <math><400^{\circ}\text{C}</math>**  
**Perfect crystalline quality and thickness control**

# 300mm fab 3D demonstration



*L Brunet, VLSI 2016*




*A Tsiara, VLSI 2018*

- ✓ Nanometric lithography alignment at wafer scale
- ✓ 3D contact size=100nm    ✓ 10 nm thin top active layer
- ✓ BEOL → FEOL transition demonstrated (NiPtSi)

# 300mm fab 3D demonstration

A Tsiara, VLSI 2018 First time analysis of performance and reliability of a 3D seq. scheme



BTI@T=125°C Crit=50mV	VG@10y/3 $\sigma$ , PASS if VG>0.9V
PMOS (TL/BL)	0.98V/1.01V OK
NMOS (TL/BL)	1.26V/1.37V OK

☺ First demonstration of TL passing lifetime criteria

# Outline

Computing applications: Following More Moore

Alternative computing architectures

Sensor interface (More than Moore)



**Global intention:**

**describe technology requirements for specific applications**

# Alternative Computing to Von Neuman architecture

→ 3D sequential is an opportunity to break the memory wall


## Computing immersed in memory



N3XT Computing system [1,2]

**X 1000 gain in consumption expected with computing near memory**

## Neuromorphic computing



## Brain-inspired computing cube

- High contact density mimics the high interconnectivity of neurons
- RRAM mimics the synapses

[1] Shulaker et al., IEDM 2014, [2] Aly et al., Rebooting computing, 2015

# Alternative computing:

Applications:      **Near memory computing**

**Neuromorphic computing**

**- High number of stacked layers needed**

Top MOS TB  $\sim 500^{\circ}\text{C}$  2h / Max TB tier 1=  $500^{\circ}\text{C}$  5h  $\rightarrow$  Maximum 2 stacked layers


**-Transistors performance is not the bottleneck**

**Interest for Ultra low TB MOSFETs ( $400^{\circ}\text{C}$ )**



# Alternative computing: Ultra low TB FETs (400°C)


## Transistors on Poly Si



LT Si TFT (400°C)


HT (salicide)

[1,2] ND



[3] Toshiba


## CNT FET (180°C)




[4] Stanford, MIT

## Junctionless

### Monocrystalline channel




[5] leti



[6] IMEC

### Polycrystalline channel





[7] ND

[1] T. Wu et al., IEDM 2015, [2]f-K. Huesh et al., IEDM 2016 [3] [4] M-M. Shulaker et el., IEDM 2014] [5] S. Barraud et al., EDL 2012 [6]: A. Vandooren et al., S3S 2017 [7]: D-R Hsieh, TED 2017

# Alternative computing: Quantum computing

Spin-based quantum dots must be coupled to each other in a dense array



Stacked error code correction layer to address every qubit in the array

# Outline

Computing applications: Following More Moore


Alternative computing architectures

Sensor interface (More than Moore)

**Global intention:**


**describe technology requirements for specific applications**

# Sensor interface: Application examples: image sensor





# Sensor interface: Application examples

## Arrays of resonant NEMS for mass spectroscopy applications



[1]



3DSI offers

- Small parasitics
- Density of contacts (i.e. 6 to 8 /μm<sup>2</sup> needed fo NEMS)

3DSI analog and digital

- The ability to partition analog and digital for small pitch pixel
- A pixel foot print reduction



# Sensor interface

Analog device needed

Different partitioning depending of the sensor type (front side or back side)

Front side sensor (NEMS or FS image sensor)

Back side sensor (Back side photodiode)



# Analog devices integration in 3D sequential

## Analog FET thermal stability :

Relaxed nodes are mostly used:

- Thicker Ni-based salicides → increased stability [1] 😊
- Eventually Co-based salicides → up to 700°C TB max [2] 😊
- iBEOL not necessarily needed between FETs 😊

## Low-temperature analog MOSFET development:

Gate lengths are relaxed :

- Thin channel is not mandatory (RSD epitaxy suppressed) 😊
- $R_{\text{access}}$  optimization is less critical 😊

Increased constraint on gate stack quality 😞

# Conclusion

3D sequential is demonstrated in a 300mm industrial environment

Bottom tier (MOSFET and interconnection) max TB =500°C

All the process modules for top HP FET are within this 500°C TB limitation


Computing is the most demanding application in terms of device  $I_{ON}/I_{OFF}$  performance



# Conclusion

## Applications

## Technologies



**Thank you to all Cool Cube™ co-authors**

**This work is partly funded by:**

French authorities: NANO 2017 program, EQUIPEX FDSOI11

Europe: FP7 COMPOSE3,

ST-IBM-LETI Alliance program and by Qualcomm.

**Acknowledgements:**

AMAT for their support.

Coventor for this process flow illustrations

**Thank YOU for your attention**