

The Challenges of Lithography

Jack Chen

NanoPatterning Technology Co.



We are creating the future!



INTERNET OF THINGS

2019/3/1


LEIT Lithography Workshop 2019



What we want

- Faster, lighter
- More integrated functions
- Less power dissipation
- Cheaper

- Custom design/Personalized design
- Privacy and Security



Moore's Law Keep Going...




10 nm and 7 nm forecasts are Intel estimates, based upon current expectations and available information.
Source: Intel

MOLECULAR AND MANUFACTURING DAY

IC Knowledge cost models: Chip industry is succeeding in scaling density and costs.




Cost Projections



(Source: Scotten Jones presentation at 2017 SEMI ISS)
SEMI Industry Strategy Symposium (ISS)

ITRS roadmap 2009



“The limit of lithography will not be in resolution but in economy.”

– Dr. Burn J. Lin, in 1987


All about **Money / Time!**

- R&D, Capital investment and Readiness in time




Innovation-1: Immersion stop 157nm



Burn Lin, Plenary talk in Immersion Workshop 2002, Antwerp





CaF₂ quality improvement over time Process optimization



Best Performance Data –PSM

	90 nm 1:1	80 nm 1:1	60 nm Isolated
NA = 0.6 PC = 0.3			
112 nm Si containing resist (On organic arc)			
120 nm NBHEA F-Polymer (On organic arc)			
100 nm Low absorbing Si containing resist (On organic underlayer)			
200 nm Highly Transparent resist (On organic arc)			







Sept 5, 2002
 Exposure done on Estech 0.6 NA stepper at ISMT
 13



First scanner was ready to ship!



Innovation-2: SADP push out EUV



All about **Money / Time!**


- R&D, Capital investment and Readiness in time
- Wafer cost
- Cycle time

$$\textit{Contribution of Capital to Wafer cost} = \frac{\textit{Capital depreciation}}{\textit{Throughput} \times \textit{Uptime}}$$

Tool price doubles every ~4.5yrs

120M @ 2018

Lithography system price evolution



Source: ASML

/ Slide 33




Martin van den Brink
Executive Vice President Marketing & Technology

May 20, 2008



Area Throughput doubles every ~ 7.4yrs

ASML system throughput improvement drives CoO



275wph @ 2018
NXT:2000i

125wph @ 2018
NXE:3400B

/ Slide 35



Martin van den Brink
Executive Vice President Marketing & Technology

May 20, 2008




EUV may not save cost!

EUV extension roadmap

ASML



Public
Slide 27

October 31, 2016



Roadmap: October 2016

Resist Performance trade off Throughput!




Jack Chen, EUVL Symposium 2015

Peter De Bisshop, IMEC 2015



© 2015 TSMC, Ltd. Jack Chen@ EUVL Symposium 2015, Maastricht

Hi-NA EUV has a half field!




→ Half field or double masks!

EUV simplify process and shorten cycle time!

EUV alternatives are very costly and complex

ASML


Slide 19



Public

EUV simplify overlay tree!

ASML

 Public
 Slide 5
 October 31, 2018


Why

Node	28 nm	20 nm	10 nm	7 nm all immersion	7 nm all EUV
#: lithography steps	6	8	23	34	9
→: critical alignment overlay step	7	9-11	36-40	59-65	12

- “The limit of lithography will not be in resolution but in economy.”
 - Dr. Burn J. Lin, in 1987
- “The devil is in the mask!”
 - Dr. Burn J. Lin, in 2007

All about **Money / Time!**

- R&D, Capital investment and Readiness in time
- Wafer cost
- Cycle time
- Mask cost

$$\textit{Contribution of Capital to Wafer cost} = \frac{\textit{Capital depreciation}}{\textit{Throughput} \times \textit{Uptime}}$$


$$\textit{Contribution of Mask to Wafer cost} = \frac{\textit{Mask cost}}{\textit{Wafers \#}}$$

Transistor cost?

Chip/function/device price!


Escalating cost of a mask-set

Process (microns)	2.0	0.8	0.6	0.35	0.25	0.18	0.13	0.1
Single Mask Cost (\$K)	1.5	1.5	2.5	4.5	7.5	12	40	60
# of Masks	12	12	12	16	20	26	30	34
Mask Set cost (\$K)	18	18	30	72	150	312	1000	2000



- A f
ma
\$1-
- Ro
AS
7 y
An
Sa
"T
key
Ne
wh
sha



Mask Set Cost of Mature Technonogies



source: friends of AnySilicon

any silicon

TSMC Mask and Wafer Counts




Source: IC Knowledge LLC

Less Masks doesn't save money!

MASK SET COST FOR 67 LAYERS

7NM NODE



BRYAN KASPROWICZ
PHOTRONICS, INC.




General industry consensus:

- Cost of EUV mask \leq Cost of 3x ArFi masks



Life Cycle of a EUV Mask

Anthony Yen EUVL Symposium 2013




OOS: Out of Spec; FS: Front Side; BS: Back Side

Open Innovation Platform®




EUV Pellicle Life Time is concern!

Jack Chen, EUVL Symposium 2015



EUV Pellicle: film produced without printing defects. -- M. Lercel, 2017




- The fragile <30-nm membrane has to be strong enough to against high G-force, thermal loading, and H*!
- Broken pellicle becomes flake particles inside the scanner
- Re-mounting pellicle takes long time due to inspection!

Unhealthy Eco-System!

- Sole (EUV) scanner supplier, and very expensive EUV scanner
- Only 3 giant ICMs
- Mask inspection, pellicle, and new resists still need further development
 - Can only pre-test at IMEC and a few academic sites
 - High risk in developing new materials
- Extremely high mask cost for new product development and prototyping


Stronger resist is required, but...



(Source: JSR Micro)

Risk or Opportunity?


Severe Reduction in Number of Fabs



Demand for Maskless Lithography

- Niche applications for $< 100\text{nm}$ Lithography
 - Prototyping and low-volume special applications using existing 8" or 12" Si technology
 - 5G mmWave, RFID on III-V wafers
 - Photonics, flat optics, spectral filters
 - Large size devices, ex: NIL mold

Low volume for each custom design!



Sub-50nm Wire Grid Polarizers (WGP)

Traditional Organic Polarizer
Absorptive film that is laminated on LCD glass



Backlighting

Aluminum lines of a WGP
50nm half pitch

Large Area Wire Grid Polarizer

- Brighter and higher contrast with less backlighting
- Improved Contrast Ratio
- Longer Battery Life
- Thinner Display
- Reduced Sulf

Backlighting



Mapper Blanker chip



Unique ID for Chip Security

Data security



- Industrial infrastructure
- IoT gadgets
- Digital rights management
- Mobile storage
- Smart cards

Traceability




- Automotive
- Aviation
- Medical
- Postal
- Retail

Anti-counterfeiting



- Defense spare IC's for 20+ year old equipment
- Luxury goods
- Bank bills, coins



MEB300 University-Industry Alliance

Since Oct'17

Experts



by FLX1200


Member companies including ICMs, III-V foundry, Optronics...

Location: NTHU, Hsinchu

Security IC for 5G, Foundry service for prototyping


Leading-edge Suppliers and tools

Project Closed




2019/3/1

LETI Lithography Workshop 2019



Summary

- Giving enough money and time, with all experts and efforts in this SPIE society, any lithography issues can be resolved!
 - Impressive progress of EUV pellicle and NIL!
- EUV, mask-based lithography is a game for rich, big companies and only good for high volume products.
- Considering economy, if no absolutely advantage shown in time, then the existing technology with the least change will most likely do.
- To incubate the innovative niche applications, maskless lithography with resolution $<50\text{nm}$ is crucial.



Thank you for attention!